View CY7C26606_7690594.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

8kx8 power-switched and reprogrammable prom cy7c266 cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document #: 38-04005 rev. *c revised august 16, 2006 features ? cmos for optimum speed/power ? windowed for reprogrammability ? high speed ? 20 ns (commercial) ? low power ? 660 mw (commercial) ? super low standby power ? less than 85 mw when deselected ? eprom technology 100% programmable ?5v 10% v cc , commercial and military ? ttl-compatible i/o ? direct replacement for 27c64 eproms functional description the cy7c266 is a high-performance 8192-word by 8-bit cmos prom. when deselected, the cy7c266 automatically powers down into a low-power standby mode. it is packaged in a 600-mil-wide package. the reprogrammable packages are equipped with an erasure window; when exposed to uv light, these proms are erased and can then be repro- grammed. the memory cells utilize proven eprom floating-gate technology and byte-wide intelligent programming algorithms. the cy7c266 is a plug-in replacement for eprom devices. the eprom cell requires only 12.5v for the super voltage and low-current requirements allow for gang programming. the eprom cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulatio n. each prom is also tested for ac performance to guarantee that after customer programming, the product will meet dc and ac specification limits. reading is accomplished by placing an active low signal on oe and ce . the contents of the memory location addressed by the address lines (a 0 through a 12 ) will become available on the output lines (o 0 through o 7 ). logic block diagram pin configurations 1 2 3 4 5 6 7 8 9 10 11 12 16 17 18 19 20 24 23 22 21 13 14 25 28 27 26 top view cerdip v cc a 12 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 o 0 o 1 o 2 gnd v cc v cc nc a 8 a 9 a 11 oe a 10 ce o 7 o 6 o 4 o 5 o 3 a 0 a 1 a 7 a 2 a 3 a 4 a 5 a 6 a 8 a 9 a 10 a 11 a 12 power down o 7 o 6 o 5 o 4 o 3 o 2 o 1 o 0 ce oe programmable array multiplexer column address 12 o 0 31 4 5 6 7 8 9 10 32 1 30 13 14151617 26 25 24 23 22 21 11 a 7 v cc a 6 a 5 a 4 a 3 a 2 a 1 a 0 ce a 9 a 11 nc a 10 o 7 o 6 o 4 gnd top view lcc a 8 oe a 12 v cc o 3 o 2 o 1 181920 27 28 29 32 nc nc nc o 5 nc v cc 15 7c266 7c266 address decoder row address [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 2 of 12 maximum ratings [1] (above which the useful life may be impaired. for user guide- lines, not tested.) storage temperature ............. .............. ...... ?65c to +150c ambient temperature with power applied........... .............. .............. ...... ?55c to +125c supply voltage to ground potential (pin 28 to pin 14) ........................................... ?0.5v to +7.0v dc voltage applied to outputs in high z state ............................................... ?0.5v to +7.0v dc input voltage............................................ ?3.0v to +7.0v dc program voltage..................................................... 13.0v static discharge voltage......... .............. .............. ...... > 2001v (per mil-std-883, method 3015) latch-up current .................................................... > 200 ma uv exposure ................................................ 7258 wsec/cm 2 selection guide 7c266-20 7c266-25 7c266-45 unit maximum access time 20 25 45 ns maximum operating current commercial 120 120 100 ma maximum standby current commercial 15 15 15 ma operating range range ambient temperature v cc commercial 0 c to +70 c 5v 10% notes 1. the voltage on any input or i/o pin cannot exceed the power pin during power-up. 2. see the ?introduction to cmos proms? section of the cypress data book for general information on testing. 3. for test purposes, not more than one output at a time should be shorted. short circuit test duration should not exceed 30 sec onds. electrical characteristics over the operating range [2] parameter description test conditions 7c266-20 7c266-25 unit min. max. min. max. v oh output high voltage v cc = min., i oh = ? 2.0 ma com?l 2.4 2.4 v 2.4 v ol output low voltage v cc = min., i ol = 8.0 ma com?l 0.4 0.4 v v ih input high voltage 2.0 2.0 v v il input low voltage 0.8 0.8 v i ix input current gnd < v in < v cc ?10 +10 ?10 +10 a v cd input diode clamp voltage note 3 i oz output leakage current v ol < v out < v oh , output disabled ?40 +40 ?40 +40 a i os output short circuit current [3] v cc = max., v out = gnd ?20 ?90 ?20 ?90 ma i cc power supply current v cc = max., v in = 2.0v, i out = 0 ma com?l 120 120 ma i sb standby supply current chip enable inactive, ce > v ih , i out = 0 ma com?l 15 15 ma [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 3 of 12 electrical characteristics over the operating range [2] (continued) parameter description test conditions 7c266-45 unit min. max. v oh output high voltage v cc = min., i oh = ? 4.0 ma 2.4 v v ol output low voltage v cc = min., i ol = 16.0 ma 0.4 v v ih input high voltage 2.0 v v il input low voltage 0.8 v i ix input current gnd < v in < v cc ?10 +10 ma v cd input diode clamp voltage note 3 i oz output leakage current v ol < v out < v oh , output disabled ?10 +10 ma i os output short circuit current [3] v cc = max., v out = gnd ?20 ?90 ma i cc power supply current v cc = max., v in = 2.0v, i out = 0 ma com?l 100 ma i sb standby supply current chip enable inactive, ce > v ih , i out = 0 ma com?l 15 ma capacitance [2] parameter description test conditions max. unit c in input capacitance t a = 25 c, f = 1 mhz, v cc = 5.0v 10 pf c out output capacitance 10 pf [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 4 of 12 ac test loads and waveforms r2 333 ? (403 ? mil) 3.0v 5v output r1 500 (658 ? mil) 30 pf including jig and scope gnd 90% 10% 90% 10% <5ns <5 ns 5v output 5pf including jig and scope (a) normalload (b) high z load output r th 200 5v output 5v output r1250 ? 30pf including jig and scope 5pf including jig and scope (c) normal load (d) high z load output 2.0v r th 100 ? r1 250 ? r1 500 ? (658 ? mil) r2 333 ? (403 ? mil) r2167 ? r2167 ? 250 mil test load for -20 through -25 speeds test load for -35 through -45 speeds equivalent to: th venin equivalent equivalent to: th venin equivalent switching characteristics over the operating range [2] parameter description 7c266-20 7c266-25 7c266-45 unit min. max. min. max. min. max. t aa address to output valid 20 25 45 ns t hzce chip enable inactive to high z 25 30 45 ns t hzoe output enable inactive to high z 12 12 20 ns t aoe output enable active to output valid 12 12 20 ns t ace chip enable active to output valid 25 30 45 ns t oha data hold from address change 3 3 3 ns t pu chip enable acti ve to power-up 25 30 45 ns t pd chip enable inactive to power-down 25 30 45 ns [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 5 of 12 erasure characteristics wavelengths of light less than 4000 angstroms begin to erase the devices in the windowed package. for this reason, an opaque label should be placed over the window if the eprom is exposed to sunlight or fl uorescent lighting for extended periods of time. the recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (uv intensity multiplied by exposure time) of 25 wsec/cm 2 . for an ultraviolet lamp with a 12 mw/cm 2 power rating, th e exposure time would be approximately 35 minutes. the cy7c266 needs to be within 1 inch of the lamp during erasure. permanent damage may result if the eprom is exposed to high-intensity uv light for an extended period of time. 7258 wsec/cm2 is the recommended maximum dosage. programming modes programming support is available from cypress as well as from a number of third party software vendors. for detailed programming information, including a listing of software packages, please see the prom programming information located at the end of this section. programming algorithms can be obtained from any cypress representative. figure 1. programming pinout table 1. mode selection mode pin function [4, 5] normal operation a 8 a 9 a 10 a 11 a 12 ce oe d 7 ?d 0 program vfy pgm lat na na ce v pp d 7 ?d 0 read a 8 a 9 a 10 a 11 a 12 v il v il o 7 ?o 0 standby x x x x x v ih x three - stated output disable a 8 a 9 a 10 a 11 a 12 v il v ih three - stated program v ihp v ilp v ilp v ilp v ilp v ilp v pp d 7 ?d 0 program verify v ilp v ihp v ilp v ilp v ilp v ilp v pp o 7 ?o 0 program inhibit v ihp v ihp v ilp v ilp v ilp v ilp v pp three - stated blank check v ilp v ihp v ilp v ilp v ilp v ilp v pp o 7 ?o 0 notes 4. x = ?don?t care? but must not exceed v cc + 5%. 5. address a 8 ?a 12 must be latched through lines a 0 ?a 4 in programming modes. 1 2 3 4 5 6 7 8 9 10 11 12 16 17 18 19 20 24 23 22 21 13 14 25 28 27 26 nc na a 7 a 6 a 5 a 4 /a 12 a 3 /a 11 a 2 /a 10 a 1 /a 9 a 0 /a 8 d 0 d 1 d 2 v ss v pp nc nc vfy pgm na v pp ce d 7 d 6 d 4 d 5 d 3 12 d 0 31 4 5 6 7 8 9 10 32 1 30 13 14151617 26 25 24 23 22 21 11 a 7 v cc a 6 a 5 a 4 /a 12 a 3 /a 11 a 2 /a 1 0 a 1 /a 9 a 0 /a 8 ce pgm na nc lat d 7 d 6 d 4 vfy v cc d 3 d 2 d 1 181920 27 28 29 32 nc nc nc d 5 nc v cc 15 na v pp v ss lat cerdip lcc/plcc top view top view 7c266 7c266 [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 6 of 12 typical dc and ac characteristics typical access time change vs. output loading 1.4 1.6 1.0 0.8 4.0 4.5 5.0 5.5 6.0 ? 55 25 125 1.2 1.1 1.2 1.0 0.8 0.6 4.0 4.5 5.0 5.5 6.0 normalized access time supply voltage(v) normalized supply current vs. supply voltage normalized supply current vs. ambient temperature ambient temperature(c) supply voltage(v) normalized access time vs. supply voltage 0.6 1.2 1.6 1.4 1.2 1.0 0.8 ?55 125 ambient temperature (c) normalized access time vs. temperature 150 175 125 75 50 25 0.0 1.0 2.0 3.0 output sink current (ma) 0 100 output voltage (v) output sink current vs. output voltage 1.0 0.9 0.8 normalized i cc normalized i cc v cc = 5.0v t a = 25c t a = 25c 0.6 0.4 60 50 40 30 20 10 01.0 2.03.0 output source current (ma) output voltage (v) 30 25 20 15 10 5 0 200 400 600 800 delta t (ns) aa capacitance (pf) 4.0 1000 v cc = 4.5v t a = 25c t a = 25c f= f max 25 0 output source current vs. voltage 4.0 1.00 1.05 0.95 0.85 0.80 0.75 025 5075 100 0.70 0.90 normalized supply current vs. cycle period cycle period (ns) normalized i cc v cc = 5.5v t a = 25c 0 35 normalized access time [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 7 of 12 ordering information speed (ns) ordering code package name package type operating range 20 cy7c266 - 20jc j64 28-lead plastic leaded chip carrier commercial cy7c266 - 20wc w16 28-lead (600-mil) windowed cerdip package diagrams figure 2. 28-lead(600-mil) cerdip d16 mil-std-1835 d- 10 config. a 51-80019-** [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 8 of 12 figure 3. 32-pin rectangular leadless chip carrier l55 package diagrams (continued) mil-std-1835 c-12 51-80068-** [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 9 of 12 figure 4. 28ld(600 mil) pdip package outline package diagrams (continued) dimensions in inches min. max. seating plane 0.090 0.110 0.055 0.065 0.140 0.195 0.015 0.060 0.014 0.022 0.155 0.200 1.380 1.480 0.115 0.160 0.530 0.550 0.070 0.090 1 14 15 28 reference jedec ms-020 0.600 0.625 0.610 0.700 0.009 0.012 3 min. 51-85017-*b [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 10 of 12 figure 5. 32-pin windowed rectangular leadless chip carrier q55 package diagrams (continued) mil-std-1835 c-12 51-80103-*a [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 11 of 12 ? cypress semiconductor corporation, 2006. the information contained herein is subject to change without notice. cypress semic onductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or ot her rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agr eement with cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to re sult in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manu facturer assumes all risk of such use and in doing so indemni fies cypress against all charges. figure 6. 28-lead (600-mi l) windowed cerdip w16 all product and company names mentioned in this docum ent may be the trademarks of their respective holders. package diagrams (continued) mil-std-1835 d-10 config. a 51-80020-** [+] feedback [+] feedback
cy7c266 document #: 38-04005 rev. *c page 12 of 12 document history page document title: cy7c266 8k x 8 power switched and reprogrammable prom document number: 38-04005 rev. ecn no. issue date orig. of change description of change ** 113861 03/08/02 dsg changed from spec number: 38-00086 to 38-04005 *a 118897 10/09/02 gbi updated ordering information *b 122246 12/27/02 rbi added power up requirement s to operating conditions information *c 499538 see ecn pci updated ordering information [+] feedback [+] feedback

▲Up To Search▲

Price & Availability of CY7C26606

	To Download CY7C26606 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .